Datasheet for AD6672BCPZ-250:
- Manufacturer Part Number : AD6672BCPZ-250
- Manufacturer : AD
- Description : IF Receiver IC
- Series : AD6672
- Reference Price : USD 35.36
- Our Price : We have a better price, contact us by email
- Product Type : Integrated/Special Purpose A/D Converters
- Function : IF/RF Receivers
- Current Suggest : Recommended for New Designs
- Status : Production
- ROHS Status : ROHS Compliant (Lead Free)
- Package Type : 32-Lead LFCSP (5mm x 5mm x 0.75mm w/ EP)
- Pins : 32
- MFG Package Case : CP-32-12
- Part Type : OTH
- Standard Packing Type : Tray
- Standard Packing Quantity : 490
- Working Temperature : -40 to 85C
- Other Part Number : AD6672BCPZ-250
- Shipping methods : DHL FEDEX UPS TNT
- Delivery Time : Ship within 1 day.
- Manufacturer Production time : 6-8 weeks (Normally have stocks)
- Weight : 0.001KG
Contact us to check the best price and real time inventory quantity for AD6672BCPZ-250. If you need any more information about AD6672BCPZ-250, you can also send us by email. Our email is [email protected], we will reply you in 12 hours.
- 11-bit, 250MSPS output data rate
- Performance with NSR enabled
SNR: 75.2 dBFS in a 55 MHz band to 185 MHz at 250 MSPS
SNR: 72.8 dBFS in an 82 MHz band to 185 MHz at 250 MSPS - Performance with NSR disabled
SNR: 66.4 dBFS up to 185 MHz at 250 MSPS
SFDR: 87 dBc up to 185 MHz at 250 MSPS - Total power consumption:
358 mW at 250 MSPS - 1.8 V supply voltages
- LVDS (ANSI-644 levels) outputs
- Integer 1-to-8 input clock divider (625 MHz maximum input)
- Internal ADC voltage reference
- Flexible analog input range
1.4 V p-p to 2.0 V p-p
(1.75 V p-p nominal) - Differential analog inputs with 350 MHz bandwidth
- Serial port control
- Energy saving power-down modes
- User-configurable, built-in self test (BIST) capability
The ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. The ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.
The ADC core output is connected internally to a noise shaping requantizer (NSR) block. The device supports two output modes that are selectable via the serial port interface (SPI). With the NSR feature enabled, the outputs of the ADCs are processed such that the AD6672 supports enhanced SNR performance within a limited region of the Nyquist bandwidth while maintaining an 11-bit output resolution. The NSR block is programmed to provide a bandwidth of up to 33% of the sample clock. For example, with a sample clock rate of 250 MSPS, the AD6672 can achieve up to 73.6 dBFS SNR for an 82 MHz bandwidth at 185 MHz fIN.
With the NSR block disabled, the ADC data is provided directly to the output with an output resolution of 11 bits. The AD6672 can achieve up to 66.6 dBFS SNR for the entire Nyquist bandwidth when operated in this mode.
APPLICATIONS
- Communications
- Diversity radio and smart antenna (MIMO) systems
- Multimode digital receivers (3G)
WCDMA, LTE, CDMA2000
WiMAX, TD-SCDMA - I/Q demodulation systems
- General-purpose software radios
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
